

Inverse Design and Demonstration of a Compact on-Chip Narrowband Three-Channel Wavelength Demultiplexer

Logan Su,*[©] Alexander Y. Piggott, Neil V. Sapra, Jan Petykiewicz, and Jelena Vučković

Ginzton Laboratory, Stanford University, Stanford, California 94305, United States

ABSTRACT: In wavelength division multiplexing schemes, splitters must be used to combine and separate different wavelengths. Conventional splitters are fairly large with footprints in hundreds to thousands of square microns, and experimentally demonstrated multimode-interference-based and inverse-designed ultracompact splitters operate with only two channels and large channel spacing (>100 nm). Here we inverse design and experimentally demonstrate a three-channel wavelength demultiplexer with 40 nm spacing (1500, 1540, and 1580 nm) with a footprint of 24.75 μ m². The splitter has a simulated peak insertion loss of -1.55 dB with under -15 dB



crosstalk and a measured peak insertion loss of -2.29 dB with under -10.7 dB crosstalk. **KEYWORDS:** silicon photonics, optical devices, beamsplitter, nanophotonic optimization

Integrated silicon photonics can play key roles in many applications, including optical interconnects¹ and quantum technologies.² One of the advantages to using photonics is utilizing different wavelengths of light to carry information in order to dramatically increase the information bandwidth in a fiber or waveguide. In such wavelength division multiplexing (WDM) systems, wavelength demultiplexers are used to separate the different channels. Conventional demultiplexers, such as ring resonator arrays and arrayed waveguide gratings, have fairly large footprints.^{3,4} Nanophotonic inverse design has enabled the design of more compact devices, 5-11 but previous experimental demonstrations of inverse-designed wavelength demultiplexers have only achieved broadband demultiplexing of two channels with large channel spacings (>100 nm).¹ Frandsen et al. experimentally showed a drop-filter with 11 nm full-width-half-maximum (fwhm),¹⁴ but the device only filters out one wavelength over a larger footprint than we demonstrate here. Recent experimental demonstrations of multimode interference (MMI) devices have also achieved demultiplexing capabilities in ultracompact footprints, but again with large channel spacings over two channels.^{15,16} Since the number of wavelengths available in a WDM system is inversely proportional to the channel spacing, WDM systems that utilize multiple wavelengths require demultiplexers with more channels and much smaller channel spacing. Here, using our nanophotonic inverse design approach, 5,12,17 we design and experimentally demonstrate a three-channel wavelength demultiplexer with 40 nm channel spacing and a 5.5 μ m × 4.5 μ m footprint for the silicon-on-insulator (SOI) platform.

The design of a 3-channel wavelength demultiplexer is inherently a multiobjective problem: At each operating wavelength, it is desirable to maximize the transmission while at the same time minimizing the crosstalk. The relative importance of these goals are expressed through an objective

function F. The exact form of F is detailed in the Supporting Information of ref 17.

Applying the fabrication-constrained optimization procedure outlined in ref 17 requires starting with a good initial condition as the optimization landscape is highly nonconvex with many undesirable local optima. Consequently, the optimization procedure is split into two stages. In the first stage, deemed continuous optimization, the discrete constraint is relaxed to allow the permittivities to vary continuously between that of silicon oxide and silicon. This optimization stage provides a structure that seeds the second stage, fabrication-constrained discrete optimization, which, as its name implies, produces a fabricable, discrete structure.

In the continuous stage, the structure is parametrized by a 2D image where each pixel of the image corresponds to the permittivity of the device at the corresponding location. A local optimum of the objective can be found by applying gradient descent. Using the adjoint method,¹⁸ the gradient can be computed efficiently using a single time-reversed electromagnetic simulation.

In the discrete stage, the device is parametrized by a spatially continuous level set function, where the permittivity of the device at a particular location depends on the sign of the level set function. The level set representation can characterize arbitrary boundaries and naturally handles merging and splitting of holes. A gradient-descent-like update can be performed on the level set and can be extended to impose fabrication constraints.¹⁷

In its simplest form, the continuous optimization stage does not always generate a good initial condition for the discrete

Received: August 31, 2017 Published: November 10, 2017 stage. Empirically, we find that the outcome of the continuous optimization stage provides a good initial condition for the fabrication-constrained discrete optimization stage if the output structure of the continuous optimization is nearly discrete, that is, each pixel has a permittivity close to that of the device or that of the cladding. Unfortunately, applying gradient descent directly can lead to structures that have weakly modulated permittivities that are somewhere in between, and this results in poorly performing structures in the discrete stage. It is possible to optimize in the continuous stage for more steps in the hopes of obtaining a more discrete structure, but in practice, this not only requires a significant overhead in computational resources but also offers no guarantee that a discrete structure will eventually form.

There are a wide variety of proposals to mitigate this issue of "gray" areas in the structure, including density filters,¹⁹ sensitivity filters,²⁰ penalty functions,²¹ artificial damping,²² and morphological filters.²³ In this work, we mitigate this issue through a specific variant of penalty functions, which we call biasing. Specifically, we introduce the concept of self-biasing to produce more discrete pixels and the concept of neighbor biasing to produce discrete structures with larger feature sizes.

As noted previously, in the continuous stage, the structure is parametrized by a 2D image. More specifically, the structure can be described by a vector $\mathbf{z} \in [0, 1]^n$, where *n* is the total number of pixels in the image. The permittivity at the *i*th pixel is given by $\epsilon_i = (\epsilon_{hi} - \epsilon_{lo}) z_i + \epsilon_{lo}$, where ϵ_{hi} is the permittivity of the device and ϵ_{lo} is that of the cladding. These are silicon and silicon oxide, respectively, for the wavelength demultiplexer.

The gradient descent update can be described by the operation

$$\mathbf{z} \leftarrow \mathbf{z} - \alpha \nabla F(\mathbf{z}) \tag{1}$$

where α is the gradient descent step size and *F* is the objective function. After the gradient update, we perform a self-biasing update to the parametrization:

$$\mathbf{z} \leftarrow \operatorname{clip}(b_{\mathrm{s}}(\mathbf{z})) \tag{2}$$

where the clipping function, applied element-wise to the vector, is defined as

$$\operatorname{clip}(x) = \begin{cases} x, & \text{if } 0 \le x \le 1\\ 0, & \text{if } x < 0\\ 1 & \text{if } x > 1 \end{cases}$$
(3)

and the self-biasing function b_s is defined as

$$b_{\rm s}(\mathbf{z}) = \frac{1}{1 - 2k} \left(\mathbf{z} - \frac{1}{2} \right) + \frac{1}{2}$$
(4)

and $0 \le k < \frac{1}{2}$ is a parameter to the biasing function. The goal of the biasing function is shift the pixel values toward either 0 or 1, corresponding to ϵ_{lo} and ϵ_{hi} , respectively. Indeed, $b_s(z_i) >$ z_i when $z_i > \frac{1}{2}$ and $b_s(z_i) < z_i$ when $z_i < \frac{1}{2}$. The value of k determines the strength of this biasing: a large k corresponds to a dramatic change in z_i , whereas a small k corresponds to a gentle push in z_i . The name self-biasing comes from the fact that each pixel is biased toward zero or one depending on its current value.

By combining the gradient descent update and the selfbiasing update into one update step, it is straightforward to show that the self-biasing update is equivalent to adding a quadratic penalty function. Specifically, the self-biasing procedure is the same as performing gradient descent on the objective function $G(z) = F(z) + \frac{k}{\alpha} \mathbf{z}^T (1 - \mathbf{z})$ with a step size of $\alpha/(1 - 2k)$. However, there are several advantages to expressing self-biasing as a separate update step. First, the discretization goal often opposes progress toward a well-performing device. A line search was utilized in the optimization to speed up (and ensure) convergence.²⁴ Under a line search, the objective function is forced to decrease in value each iteration, and empirically, incorporating self-biasing update into the objective function results in premature convergence to poor solutions. Second, expressing self-biasing as a separate update readily generalizes to more sophisticated types of biasing, as we will see shortly.

In Figure 1, we see the results with and without self-biasing applied. As one can see, self-biasing often produces nearly



Figure 1. Optimized continuous structures with no biasing, selfbiasing, and neighbor biasing after 100 iterations. Black represents silicon (1) and white represents silica (0). With no biasing, the structure is not discrete at all. With self-biasing, the structure becomes much more discrete but at the expense of producing many small features. With neighbor biasing, the structure becomes discrete and avoids smaller features.

discrete structures that have very small features. The reason is that self-biasing is a self-reinforcing action: A pixel that was biased toward zero/one in one iteration will likely be biased toward zero/one in the next iteration. In order to address this issue, we introduce the notion of neighbor biasing, in which the pixel values are biased based not only on their current values but the values of their neighbors as well. Mathematically, we choose to use the neighbor biasing function b_n in place of $b_{s'}$ where

$$b_{\rm n}(\mathbf{z}) = \frac{1}{1 - 2k} (\mathbf{z} - h(\mathbf{z})) + \frac{1}{2}$$
(5)

and h is a function whose *i*th component arises from averaging the pixel values in a circle of radius r around the *i*th pixel. The averaging radius r controls the size of the holes in the structure.

To compute $h(\mathbf{z})$, we first treat \mathbf{z} as a 2D grayscale image. We convolve this image with a uniform circular disk of radius r, and denote the resulting image as \mathbf{z}_{avg} . We then define $h(\mathbf{z})$ as

$$[h(\mathbf{z})]_{i} = \frac{1}{2} + k_{\text{avg}} \left(\frac{1}{2} - [z_{\text{avg}}]_{i} \right)^{2p+1}$$
(6)

where $[v]_i$ denotes the *i*th element of vector v, and k_{avg} and p are parameters that control the strength of the bias. The parameter p reflects the fact that biasing should be weak if $[z_{avg}]_i$ is close to $\frac{1}{2}$ but substantially stronger if $[z_{avg}]_i$ is far from $\frac{1}{2}$. The parameter k_{avg} scales the biasing depending on the chosen p in order to not discretize the structure too quickly. Notice that the neighbor-biasing update is equivalent to self-



Figure 2. Three-channel wavelength demultiplexer. (a) Design of the device. Black represents silicon and white represents silica. (b) SEM image of the fabricated device. The total footprint is 5.5 μ m × 4.5 μ m. (c) Simulated electromagnetic energy density ($U = \frac{1}{2}\epsilon |\mathbf{E}|^2 + \frac{1}{2}\mu |\mathbf{H}|^2$) in the device at the three operating wavelengths.



Figure 3. Simulated and measured S-parameters for the demultiplexer, where S_{ij} is the transmission from port *j* to port *i*. (a) Simulated transmission calculated using finite-time finite-difference (FDTD). (b) Measured transmission of four identically fabricated devices. The solid lines indicate the average of the four devices, and the shaded region is bounded by the minimum and maximum measured transmission.

biasing update when $[z_{avg}]_i = \frac{1}{2}$. Moreover, note that in this biasing scheme, it is easier mathematically and more intuitive to work with the update step directly rather than expressing the result as a penalty function.

Figure 1 compares the results of using no-biasing, selfbiasing, and neighbor biasing. Under no biasing, there a large regions of intermediate permittivity. With self-biasing, these intermediate regions largely disappear, but at the expense of creating numerous small features. In contrast, neighbor biasing results in a structure that is is both discrete and mostly free of small features.

Combining the biasing technique and the inverse design algorithm from our previous works, 12,17 we optimized and designed a narrowband three-channel demultiplexer that operates at 1500, 1540, and 1580 nm. Figure 2 shows the design, scanning electron microscope (SEM) image of the

fabricated device, and simulated electromagnetic density at the operating wavelengths.

The simulated and measured transmission are shown in Figure 3. The consistency of the measurements across four identically fabricated devices indicate that the device is robust to fabrication imprecision. The peak simulated transmission was -1.56 dB at 1500 nm, -1.68 dB at 1540 nm, and -1.35 dB at 1580 nm. The peak average measured transmission was -2.82 dB at 1471 nm, -2.55 at 1512 nm, and -2.29 dB at 1551 nm. At peak transmission, simulated crosstalk was under -15 dB and measured crosstalk was under -10.7 dB. Simulations show that most of lost power is radiated out-of-plane upward and downward from the device and that the backreflection into the input waveguide is under -23 dB at the operating wavelengths. The discrepancies between simulated and

measured devices are a likely result of slight underetching and overetching during the fabrication process.

By using a biasing technique in the optimization process, we have designed and experimentally demonstrated an efficient, compact, narrowband three-channel wavelength demultiplexer on SOI. The consistent performance across four fabricated devices indicate that the designs are also robust to fabrication errors. We expect that similar inverse design techniques can be used to design demultiplexers with more channels and smaller channel spacing while maintaining a relatively small footprint as compared to conventional demultiplexers.

METHODS

Optimization. The 3-channel wavelength demultiplexer is designed on single fully etched 220 nm thick Si layer with SiO₂ cladding. Refractive indices of $n_{\rm Si} = 3.48$ and $n_{\rm SiO_2} = 1.44$ were used. The waveguide width was set to 500 nm for both the input and output waveguides. The demultiplexer was designed for operation at 1500, 1540, and 1580 nm. The power in the fundamental transverse-electric (TE) mode of the input waveguide at each wavelength was maximized at the corresponding output waveguide and minimized at the other two waveguides.

We solved the optimization problem given by

minimize

$$\mathbf{E}_{\nu}\mathbf{E}_{\nu}\mathbf{E}_{\nu}\mathbf{E}_{\sigma}\mathbf{\phi}$$
 $F(\mathbf{E}_{1}, \mathbf{E}_{2}, \mathbf{E}_{3})$
subject to
 $\nabla \times \frac{1}{\mu_{0}} \nabla \times \mathbf{E}_{i} - \omega^{2} \epsilon(\boldsymbol{\phi}) \mathbf{E}_{i} = -i\omega \mathbf{J}_{i},$
 $i = 1, 2, 3$
(7)

where \mathbf{E}_i is the electric field at the *i*th wavelength (i.e., 1500, 1540, or 1580 nm), \mathbf{J}_i is the total-field scattered-field (TFSF) current source to excite the TE mode of the input waveguide, and $\boldsymbol{\phi}$ parametrizes the structure. The form of $\boldsymbol{\phi}$ depends on the stage of the optimization (continuous or discrete). The objective function *F* is given by

$$F(\mathbf{E}_{1}, \mathbf{E}_{2}, \mathbf{E}_{3}) = \sum_{i=1}^{3} f_{i}(\mathbf{E}_{i})$$

where f_i represents the subobjective for the *i*th wavelength and is given by eq S16 in ref 17. The Supporting Information for ref 17 contains the full details on the definitions and mathematical derivation of the gradients.

The structure was first optimized in the continuous stage wherein $\boldsymbol{\epsilon} = \boldsymbol{\phi}$ for 210 iterations. During this stage, neighbor biasing with k = 0.01, $k_{avg} = 0.2$ and p = 3 was employed. The resulting structure was thresholded at a threshold level of 0.5 and used as the initial condition for the discrete stage optimization. The discrete stage optimization ran for 145 iterations and follows the procedure identical to our prior work.¹⁷ The minimum radius of curvature was constrained to be 40 nm and minimum width of a hole to be 90 nm.

The device was designed in approximately 60 h on a single computer with an Intel Core i7–5820K processor, 64GB of RAM, and three Nvidia Titan Z graphics cards. All electromagnetic simulations were performed using a graphical processing unit (GPU) accelerated implementation of the finite-difference frequency-domain (FDFD) method^{25,26} with a spatial step size of 40 nm.

Fabrication. The wavelength demultiplexer was fabricated on Unibond SmartCut silicon-on-insulator (SOI) wafers obtained from SOITEC, with a nominal 220 nm device layer and 3.0 μ m buried oxide layer. A JEOL JBX-6300FS electronbeam lithography system was used to pattern a 330 nm thick layer of ZEP-520A resist spun on the samples. No proximityeffect correction step was performed. A transformer-coupled plasma etcher was used to transfer the pattern to the device layer, using a C₂F₆ breakthrough step and HBr/O₂/He main etch. The mask was stripped by soaking in solvents, followed by a HF dip. Finally, the devices were capped with 1.6 μ m of low pressure chemical vapor deposition (LPCVD) oxide.

A multistep etch-based process was used to expose waveguide facets for edge coupling. First, a chrome mask was deposited using liftoff to protect the devices. Next, the oxide cladding, device layer, and buried oxide layer were etched in a inductively coupled plasma etcher using a C_4F_8/O_2 chemistry. Next, a protective 20 nm Al_2O_3 coating was deposited using atomic layer deposition (ALD) in order to protect the waveguide facets during further processing. An anisotropic etch using a $Cl_2/BCl_3/N_2$ chemistry removed the Al_2O_3 coating on the substrate. To provide mechanical clearance for the optical fibers, the silicon substrate was etched to a depth of around 100 μ m using the Bosch process in a deep reactive-ion etcher (DRIE). Finally, the chrome mask was chemically stripped, and the samples were diced into conveniently sized pieces.

Characterization. The transmission through the device was measured by edge-coupling input and output waveguides with lensed fibers. A polarization-maintaining fiber was used at the input to ensure that only the TE mode of the silicon waveguide was excited. Consistent edge-coupling was achieved by maximizing transmission with a 1570 nm laser, and the transmission spectra were measured with a supercontinuum source and spectrum analyzer. The spectra were normalized against transmission through a waveguide adjacent to the device.

AUTHOR INFORMATION

Corresponding Author

*E-mail: logansu@stanford.edu.

ORCID 💿

Logan Su: 0000-0002-4050-7338

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This work was funded by the AFOSR MURI for Aperiodic Silicon Photonics, grant number FA9550-15-1-0335, the Gordon and Betty Moore Foundation, and GlobalFoundries Inc. All devices were fabricated at the Stanford Nanofabrication Facility (SNF) and Stanford Nano Shared Facilities (SNSF).

REFERENCES

(1) Miller, D. A. Attojoule optoelectronics for low-energy information processing and communications. *J. Lightwave Technol.* **2017**, *35*, 346–396.

(2) Kok, P.; Munro, W. J.; Nemoto, K.; Ralph, T. C.; Dowling, J. P.; Milburn, G. J. Linear optical quantum computing with photonic qubits. *Rev. Mod. Phys.* **2007**, *79*, 135.

(3) Bogaerts, W.; Selvaraja, S. K.; Dumon, P.; Brouckaert, J.; Vos, K. D.; Thourhout, D. V.; Baets, R. Silicon-on-insulator spectral filters

fabricated with CMOS technology. *IEEE J. Sel. Top. Quantum Electron.* 2010, 16, 33-44.

(4) Dai, D. Silicon nanophotonic integrated devices for on-chip multiplexing and switching. J. Lightwave Technol. 2017, 35, 572–587.
(5) Lu, J.; Vučković, J. Nanophotonic computational design. Opt. Express 2013, 21, 13351–13367.

(6) Lalau-Keraly, C. M.; Bhargava, S.; Miller, O. D.; Yablonovitch, E. Adjoint shape optimization applied to electromagnetic design. *Opt. Express* **2013**, *21*, 21693–21701.

(7) Piggott, A. Y.; Lu, J.; Babinec, T. M.; Lagoudakis, K. G.; Petykiewicz, J.; Vučković, J. Inverse design and implementation of a wavelength demultiplexing grating coupler. *Sci. Rep.* **2014**, *4*, 7210.

(8) Shen, B.; Wang, P.; Polson, R.; Menon, R. An integratednanophotonics polarization beamsplitter with 2.4 \times 2.4 μ m² footprint. *Nat. Photonics* **2015**, *9*, 378–382.

(9) Frellsen, L. F.; Ding, Y.; Sigmund, O.; Frandsen, L. H. Topology optimized mode multiplexing in silicon-on-insulator photonic wire waveguides. *Opt. Express* **2016**, *24*, 16866–16873.

(10) Lin, Z.; Liang, X.; Lončar, M.; Johnson, S. G.; Rodriguez, A. W. Cavity-enhanced second-harmonic generation via nonlinear-overlap optimization. *Optica* **2016**, *3*, 233–238.

(11) Michaels, A.; Yablonovitch, E. Gradient-Based Inverse Electromagnetic Design Using Continuously-Smoothed Boundaries. *arXiv* 2017.

(12) Piggott, A. Y.; Lu, J.; Lagoudakis, K. G.; Petykiewicz, J.; Babinec, T. M.; Vučković, J. Inverse design and demonstration of a compact and broadband on-chip wavelength demultiplexer. *Nat. Photonics* **2015**, *9*, 374–377.

(13) Borel, P. I.; Bilenberg, B.; Frandsen, L. H.; Nielsen, T.; Fage-Pedersen, J.; Lavrinenko, A. V.; Jensen, J. S.; Sigmund, O.; Kristensen, A. Imprinted silicon-based nanophotonics. *Opt. Express* **2007**, *15*, 1261–1266.

(14) Frandsen, L. H.; Elesin, Y.; Sigmund, O.; Jensen, J. S.; Yvind, K. *Wavelength Selective 3D Topology Optimized Photonic Crystal Devices*; CLEO: Science and Innovations, 2013; pp CTh4L-6.

(15) Mu, J.; Vázquez-Córdova, S. A.; Sefunc, M. A.; Yong, Y.-S.; García-Blanco, S. M. A Low-Loss and Broadband MMI-Based Multi/ Demultiplexer in Si_3N_4/SiO_2 Technology. *J. Lightwave Technol.* **2016**, 34, 3603–3609.

(16) Rouifed, M.-S.; Littlejohns, C. G.; Tina, G. X.; Qiu, H.; Penades, J. S.; Nedeljkovic, M.; Zhang, Z.; Liu, C.; Thomson, D. J.; Mashanovich, G. Z.; Reed, G. T.; Wang, H. Ultra-compact MMI-based beam splitter demultiplexer for the NIR/MIR wavelengths of $1.55\mu m$ and $2\mu m$. *Opt. Express* **2017**, *25*, 10893–10900.

(17) Piggott, A. Y.; Petykiewicz, J.; Su, L.; Vučković, J. Fabricationconstrained nanophotonic inverse design. *Sci. Rep.* **2017**, *7*, 1786.

(18) Lee, H.-b.; Itoh, T. A systematic optimum design of waveguideto-microstrip transition. *IEEE Trans. Microwave Theory Tech.* **1997**, *45*, 803–809.

(19) Bruns, T. E.; Tortorelli, D. A. Topology optimization of nonlinear elastic structures and compliant mechanisms. *Computer Methods in Applied Mechanics and Engineering* **2001**, *190*, 3443–3459.

(20) Sigmund, O. On the design of compliant mechanisms using topology optimization. *Journal of Structural Mechanics* **1997**, *25*, 493–524.

(21) Allaire, G.; Kohn, R. V. In *Topology Design of Structures*; Bendsøe, M. P., Soares, C. A. M., Eds.; Kluwer Academic Publisher, 1993; pp 207–218.

(22) Jensen, J. S.; Sigmund, O. Topology optimization of photonic crystal structures: a high-bandwidth low-loss T-junction waveguide. J. Opt. Soc. Am. B 2005, 22, 1191–1198.

(23) Sigmund, O. Morphology-based black and white filters for topology optimization. *Structural and Multidisplinary Optimization* **2007**, *33*, 401–424.

(24) Wright, S. J.; Nocedal, J. Numerical Optimization; Springer, 2006; Chapter 2.

(25) Shin, W.; Fan, S. Choice of the perfectly matched layer boundary condition for frequency-domain Maxwell's equations solvers. *J. Comput. Phys.* **2012**, 231, 3406–3431.

(26) Shin, W.; Fan, S. Accelerated solution of the frequency-domain Maxwell's equations by engineering the eigenvalue distribution. *Opt. Express* **2013**, *21*, 22578–22595.